
238P: Operating Systems


Lecture 5: Address translation

Anton Burtsev October, 2018


Two programs one memory




Or more like renting a set of rooms in an office building



Or more like renting a set of rooms in an office building






Relocation

- One way to achieve this is to relocate program at different addresses
 - Remember relocation (from linking and loading)

Relocate binaries to work at different addresses



- One way to achieve this is to relocate program at different addresses
- What is the problem?

- One way to achieve this is to relocate program at different addresses
- What is the problem?
 - No isolation


Another way is to ask for hardware support

This is called segmentation


What are we aiming for?

- Illusion of a private address space
 - Identical copy of an address space in multiple programs
 - Remember fork()?
 - Simplifies software architecture
 - One program is not restricted by the memory layout of the others

Two processes, one memory?



Two processes, one memory?



 We want hardware to add base value to every address used in the program

Seems easy


- One problem
 - Where does this base address come from?

Seems easy

- One problem
 - Where does this base address come from?
 - Hardware can maintain a table of base addresses
 - One base for each process
 - Dedicate a special register to keep an index into that table

One problem


- Where does this base address come from?
- Hardware can maintain a table of base addresses
 - One base for each process
- Dedicate a special register to keep an index into that table




New addressing mode

All addresses are logical address

- They consist of two parts
 - Segment selector (16 bit) + offset (32 bit)



- Segment selector (16 bit)
 - Is simply an index into an array (Descriptor Table)
 - That holds segment descriptors
 - Base and limit (size) for each segment




Elements of the descriptor table are segment descriptors

- Base address
 - 0 4 GB
- Limit (size)
 - 0 4 GB


Access	Limit
Base Address	

- Access rights
 - Executable, readable, writable
 - Privilege level (0 3)


 Offsets into segments (x in our example) or "Effective addresses" are in registers




- Logical addresses are translated into physical
 - Effective address + DescriptorTable[selector].Base




- Logical addresses are translated into physical
 - Effective address + DescriptorTable[selector].Base



- Logical addresses are translated into physical
 - Effective address + DescriptorTable[selector].Base




- Logical addresses are translated into physical
 - Effective address + DescriptorTable[selector].Base




Physical address =

Effective address + DescriptorTable[selector].Base

- Effective addresses (or offsets) are in registers
- Selector is in a special register



- Offsets (effective addresses) are in registers
 - Effective address + DescriptorTable[selector].Base
 - But where is the selector?



Segment registers

- Hold 16 bit segment selectors
 - Pointers into a special table
 - Global or local descriptor table
- Segments are associated with one of three types of storage
 - Code
 - Data
 - Stack

Segmented programming (not real)

Programming model

- Segments for: code, data, stack, "extra"
 - A program can have up to 6 total segments
 - Segments identified by registers: cs, ds, ss, es, fs, gs
- Prefix all memory accesses with desired segment:

```
• mov eax, ds:0x80 (load offset 0x80 from data into eax)
```

• jmp cs:0xab8 (jump execution to code offset 0xab8)

• mov ss:0x40, ecx (move ecx to stack offset 0x40)

Programming model, cont.

- This is cumbersome,
- Instead the idea is: infer code, data and stack segments from the instruction type:
 - Control-flow instructions use code segment (jump, call)
 - Stack management (push/pop) uses stack
 - Most loads/stores use data segment
- Extra segments (es, fs, gs) must be used explicitly

Code segment

- Code
 - CS register
 - EIP is an offset inside the segment stored in CS
- Can only be changed with
 - procedure calls,
 - interrupt handling, or
 - task switching

Data segment


- Data
 - DS, ES, FS, GS
 - 4 possible data segments can be used at the same time

Stack segment


- Stack
 - SS
- Can be loaded explicitly
 - OS can set up multiple stacks
 - Of course, only one is accessible at a time

Segmentation works for isolation, i.e., it does provide programs with illusion of private memory


Segmentation is ok... but




What if process needs more memory?




What if process needs more memory?



You can move P2 in memory



Or even swap it out to disk



Problems with segments

- But it's inefficient
 - Relocating or swapping the entire process takes time
- Memory gets fragmented
 - There might be no space (gap) for the swapped out process to come in
 - Will have to swap out other processes


Paging

Pages





Pages




Paging idea


- Break up memory into 4096-byte chunks called pages
 - Modern hardware supports 2MB, 4MB, and 1GB pages
- Independently control mapping for each page of linear address space


- Compare with segmentation (single base + limit)
 - many more degrees of freedom

Page translation



Page translation





20 bit address of the page table

31	30	0 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
							Add	dres	s of	pag	je ta	ble			<u> </u>						Igno	red		<u>0</u>	l g n	A	PCD	PW T	U/S	R / W	1	PDE: page table

- 20 bit address of the page table
- Wait... 20 bit address, but we need 32 bits

3	1 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
								Ad	dres	ss of	pag	je ta	ble			l						Igno	red	1	<u>0</u>	- gn	Α	PCD	PW T	U/S	R / W	1	PDE: page table

- 20 bit address of the page table
- Wait... 20 bit address, but we need 32 bits

- Pages 4KB each, we need 1M to cover 4GB
- Pages start at 4KB (page aligned boundary)

31 30 29 28 27 26 25 24 23 22	21 20 19 18 17 16 15 14 13 12	11 10 9 8	7 (5 5	4 3 2	1 0	
Address of	page table	Ignored	0 0	I A	P PW T	R	PDE: page table

- Bit #1: R/W writes allowed?
 - But allowed where?




- Bit #1: R/W writes allowed?
 - But allowed where?
 - One page directory entry controls 1024 Level 2 page tables
 - Each Level 2 maps 4KB page
 - So it's a region of 4KB x 1024 = 4MB

3	1 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
								Ad	dres	ss of	pag	je ta	ble			l						Igno	red	1	<u>0</u>	- gn	Α	PCD	PW T	U/S	R / W	1	PDE: page table

- Bit #2: U/S user/supervisor
 - If 0 user-mode access is not allowed
 - Allows protecting kernel memory from user-level applications

Page translation





Page table entry (PTE)


31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	11 10 9	8	7	6	5	4	3	2	1	0	
Address of 4KB page frame	Ignored	r	P	n	Δ	P	PW	U	R	1	PTE: 4KB
Address of ARD page frame	ignored		Ť			Ď	Т	Ś	Ŵ	_	page


- 20 bit address of the 4KB page
 - Pages 4KB each, we need 1M to cover 4GB
- Bit #1: R/W writes allowed?
 - To a 4KB page
- Bit #2: U/S user/supervisor
 - If 0 user-mode access is not allowed
- Bit #5: A accessed
- Bit #6: D dirty software has written to this page

Page translation











1M (1,048,575)






- Result:
 - EAX = 55

But why do we need page tables


- ... Instead of arrays?
- Page tables represent sparse address space more efficiently
 - An entire array has to be allocated upfront
 - But if the address space uses a handful of pages
 - Only page tables (Level 1 and 2 need to be allocated to describe translation)
- On a dense address space this benefit goes away
 - I'll assign a homework!

What about isolation?




 Two programs, one memory?

What about isolation?



- Two programs, one memory?
- Each process has its own page table
 - OS switches between them




Compared to segments pages allow ...

- Emulate large virtual address space on a smaller physical memory
 - In our example we had only 12 physical pages
 - But the program can access all 1M pages in its 4GB address space
 - The OS will move other pages to disk

Compared to segments pages allow ...


- Share a region of memory across multiple programs
 - Communication (shared buffer of messages)
 - Shared libraries





More paging tricks


- Protect parts of the program
 - E.g., map code as read-only
 - Disable code modification attacks
 - Remember R/W bit in PTD/PTE entries!
 - E.g., map stack as non-executable
 - Protects from stack smashing attacks
 - Non-executable bit


Recap: complete address translation























Why do we need paging?

- Compared to segments pages provide finegrained control over memory layout
 - No need to relocate/swap the entire segment
 - One page is enough

_

 You're trading flexibility (granularity) for overhead of data structures required for translation Questions?