• Topics: wrap-up of pipelining impacts, static ILP approaches, scheduling, loop unrolling, software pipelines

# **Multicycle Instructions**



© 2007 Elsevier, Inc. All rights reserved.

### **Effects of Multicycle Instructions**

- Potentially multiple writes to the register file in a cycle
- Frequent RAW hazards
- WAW hazards (WAR hazards not possible)
- Imprecise exceptions because of o-o-o instr completion

Note: Can also increase the "width" of the processor: handle multiple instructions at the same time: for example, fetch two instructions, read registers for both, execute both, etc.

#### **Precise Exceptions**

#### • On an exception:

- must save PC of instruction where program must resume
- Ill instructions after that PC that might be in the pipeline must be converted to NOPs (other instructions continue to execute and may raise exceptions of their own)
- temporary program state not in memory (in other words, registers) has to be stored in memory
- potential problems if a later instruction has already modified memory or registers
- A processor that fulfils all the above conditions is said to provide precise exceptions (useful for debugging and of course, correctness)

- Multiple writes to the register file: increase the number of ports, stall one of the writers during ID, stall one of the writers during WB (the stall will propagate)
- WAW hazards: detect the hazard during ID and stall the later instruction
- Imprecise exceptions: buffer the results if they complete early or save more pipeline state so that you can return to exactly the same state that you left at

- Perfect pipelining with no hazards → an instruction completes every cycle (total cycles ~ num instructions)
  → speedup = increase in clock speed = num pipeline stages
- With hazards and stalls, some cycles (= stall time) go by during which no instruction completes, and then the stalled instruction completes
- Total cycles = number of instructions + stall cycles
- Slowdown because of stalls = 1/ (1 + stall cycles per instr)

# **Pipelining Limits**



Gap between indep instrs: T + Tovh Gap between dep instrs: T + Tovh



Gap between indep instrs: T/3 + Tovh Gap between dep instrs: T + 3Tovh



Gap between indep instrs:  $T/6 + T_{ovh}$ Gap between dep instrs:  $T + 6T_{ovh}$ 

Assume that there is a dependence where the final result of the first instruction is required before starting the second instruction

#### Problem 2

 Assume an unpipelined processor where it takes 5ns to go through the circuits and 0.1ns for the latch overhead. What is the throughput for 20-stage and 40-stage pipelines? Assume that the P.O.P and P.O.C in the unpipelined processor are separated by 2ns. Assume that half the instructions do not introduce a data hazard and half the instructions depend on their preceding instruction.

# Problem 2

- Assume an unpipelined processor where it takes 5ns to go through the circuits and 0.1ns for the latch overhead.
   What is the throughput for 1-stage, 20-stage and 50-stage pipelines? Assume that the P.O.P and P.O.C in the unpipelined processor are separated by 2ns. Assume that half the instructions do not introduce a data hazard and half the instructions depend on their preceding instruction.
  - 1-stage: 1 instr every 5.1ns
  - 20-stage: first instr takes 0.35ns, the second takes 2.8ns
  - 50-stage: first instr takes 0.2ns, the second takes 4ns
  - Throughputs: 0.20 BIPS, 0.63 BIPS, and 0.48 BIPS

- Instruction-level parallelism: overlap among instructions: pipelining or multiple instruction execution
- What determines the degree of ILP?
  - dependences: property of the program
  - > hazards: property of the pipeline

# Static vs Dynamic Scheduling

• Arguments against dynamic scheduling:

- requires complex structures to identify independent instructions (scoreboards, issue queue)
  - high power consumption
  - Iow clock speed
  - high design and verification effort
- the compiler can "easily" compute instruction latencies and dependences – complex software is always preferred to complex hardware (?)

- The compiler's job is to minimize stalls
- Focus on loops: account for most cycles, relatively easy to analyze and optimize

- Load: 2-cycles (1 cycle stall for consumer)
- FP ALU: 4-cycles (3 cycle stall for consumer; 2 cycle stall if the consumer is a store)
- One branch delay slot
- Int ALU: 1-cycle (no stall for consumer, 1 cycle stall if the consumer is a branch)



Loop Example						LD -> any : 1 stall FPALU -> any: 3 stalls FPALU -> ST : 2 stalls	
	for (i=10 x[i] =	000; i>0; i- x[i] + s;	-)	Source c	code	IntALU -> BR	: 1 stall
	Loop:	L.D ADD.D S.D DADDUI BNE NOP	F0, F4, F4, R1, R1,	0(R1) F0, F2 0(R1) , R1,# -8 R2, Loop	; F0 = array eleme ; add scalar ; store result ; decrement add ; branch if R1 !=	ent ress pointer R2	Assembly code

Loop	o Exa	mple	LD -> any : 1 stall FPALU -> any: 3 stalls FPALU -> ST : 2 stalls		
 for (i=1000; i>0; i) x[i] = x[i] + s; Source		; i) Sourc	e code		
Loop:	L.D ADD.D S.D DADDU BNE NOP	F0, 0(R1) F4, F0, F2 F4, 0(R1) II R1, R1,# -8 R1, R2, Loop	; F0 = array element ; add scalar ; store result ; decrement address point ; branch if R1 != R2	ter	Assembly code
Loop:	L.D stall ADD.D stall stall S.D DADDU stall	F0, 0(R1) F4, F0, F2 F4, 0(R1) II R1, R1,# -8	; F0 = array element ; add scalar ; store result ; decrement address point	ter	10-cycle schedule
	BNE stall	R1, R2, Loop	; branch if R1 != R2		15



- By re-ordering instructions, it takes 6 cycles per iteration instead of 10
- We were able to violate an anti-dependence easily because an immediate was involved
- Loop overhead (instrs that do book-keeping for the loop): 2 Actual work (the ld, add.d, and s.d): 3 instrs Can we somehow get execution time to be 3 cycles per iteration?

Problem 1	L	LD -> any : 1 stall FPMUL -> any: 5 stalls FPMUL -> ST : 4 stalls		
for (i=1000; i>0; x[i] = y[i] * s;	i) Source (	code	: 1 stall	
Loop: L.D MUL.D S.D DADDU DADDU BNE NOP	F0, 0(R1) F4, F0, F2 F4, 0(R2) JI R1, R1,# -8 JI R2, R2,#-8 R1, R3, Loop	<pre>; F0 = array element ; multiply scalar ; store result ; decrement address pointer ; decrement address pointer ; branch if R1 != R3</pre>	Assembly code	

• How many cycles do the default and optimized schedules take?

Pro	olem 1		LD -> any : 1 stall FPMUL -> any: 5 stalls FPMUL -> ST : 4 stalls		
for (i= x[i]	1000; i>0; i) = y[i] * s;	Source co	ode	: 1 stall	
Loop	E L.D FO MUL.D F S.D F4 DADDUI F DADDUI F BNE R NOP	0, 0(R1) 4, F0, F2 4, 0(R2) R1, R1,# -8 R2, R2,#-8 1, R3, Loop	<pre>; F0 = array element ; multiply scalar ; store result ; decrement address pointer ; decrement address pointer ; branch if R1 != R3</pre>	Assembly code	

• How many cycles do the default and optimized schedules take?

Unoptimized: LD 1s MUL 4s SD DA DA BNE 1s -- 12 cycles

Optimized: LD DA MUL DA 2s BNE SD -- 8 cycles

# Loop Unrolling



- Loop overhead: 2 instrs; Work: 12 instrs
- How long will the above schedule take to complete?

# Scheduled and Unrolled Loop



• Execution time: 14 cycles or 3.5 cycles per original iteration

# Loop Unrolling

- Increases program size
- Requires more registers
- To unroll an n-iteration loop by degree k, we will need (n/k) iterations of the larger loop, followed by (n mod k) iterations of the original loop

- Determine the dependences across iterations: in the example, we knew that loads and stores in different iterations did not conflict and could be re-ordered
- Determine if unrolling will help possible only if iterations are independent
- Determine address offsets for different loads/stores
- Dependency analysis to schedule code without introducing hazards; eliminate name dependences by using additional registers

Problem 2		LD -> any : 1 stall FPMUL -> any: 5 stalls FPMUL -> ST : 4 stalls		
for (i=1000; i>0; i) x[i] = y[i] * s;	Source co	ode	: 1 stall	
Loop: L.D FO MUL.D F S.D F4 DADDUI R DADDUI R BNE R NOP	D, O(R1) 4, FO, F2 4, O(R2) 81, R1,# -8 82, R2,#-8 1, R3, Loop	<pre>; F0 = array element ; multiply scalar ; store result ; decrement address pointer ; decrement address pointer ; branch if R1 != R3</pre>	Assembly code	

• How many unrolls does it take to avoid stall cycles?

Pro	blem 2		LD -> any : 1 stall FPMUL -> any: 5 stalls FPMUL -> ST : 4 stalls		
for (i= x[i]	=1000; i>0; i) = y[i] * s;	Source co	ode	: 1 stall	
Loop	: L.D F MUL.D S.D F DADDUI DADDUI BNE F NOP	F0, 0(R1) F4, F0, F2 4, 0(R2) R1, R1,# -8 R2, R2,#-8 R1, R3, Loop	<pre>; F0 = array element ; multiply scalar ; store result ; decrement address pointer ; decrement address pointer ; branch if R1 != R3</pre>	Assembly code	

• How many unrolls does it take to avoid stall cycles?

Degree 2: LD LD MUL MUL DA DA 1s SD BNE SD Degree 3: LD LD LD MUL MUL MUL DA DA SD SD BNE SD – 12 cyc/3 iterations