## Lecture: Out-of-order Processors

- Topics: ooo scheduling example, load-store queues, memory dependences


## The Alpha 21264 Out-of-Order Implementation



## Problem 3

- Show the renamed version of the following code:

Assume that you have 36 physical registers and 32 architected registers. When does each instr leave the IQ?
$R 1 \leftarrow R 2+R 3$
$R 1 \leftarrow R 1+R 5$
BEQZ R1
$\mathrm{R} 1 \leftarrow \mathrm{R} 4+\mathrm{R} 5$
$R 4 \leftarrow R 1+R 7$
$\mathrm{R} 1 \leftarrow \mathrm{R} 6+\mathrm{R} 8$
$R 4 \leftarrow R 3+R 1$
$R 1 \leftarrow R 5+R 9$

## Problem 3

- Show the renamed version of the following code:

Assume that you have 36 physical registers and 32 architected registers. When does each instr leave the IQ?

| $R 1 \leftarrow R 2+R 3$ | $P 33 \leftarrow P 2+P 3$ |
| :--- | :--- |
| $R 1 \leftarrow R 1+R 5$ | $P 34 \leftarrow P 33+P 5$ |
| $B E Q Z R 1$ | $B E Q Z P 34$ |
| $R 1 \leftarrow R 4+R 5$ | $P 35 \leftarrow P 4+P 5$ |
| $R 4 \leftarrow R 1+R 7$ | $P 36 \leftarrow P 35+P 7$ |
| $R 1 \leftarrow R 6+R 8$ | $P 1 \leftarrow P 6+P 8$ |
| $R 4 \leftarrow R 3+R 1$ | $P 33 \leftarrow P 3+P 1$ |
| $R 1 \leftarrow R 5+R 9$ | $P 34 \leftarrow P 5+P 9$ |

## Problem 3

- Show the renamed version of the following code:

Assume that you have 36 physical registers and 32 architected registers. When does each instr leave the IQ?

| $R 1 \leftarrow R 2+R 3$ | $P 33 \leftarrow P 2+P 3$ | cycle $i$ |
| :--- | :--- | :---: |
| $R 1 \leftarrow R 1+R 5$ | $P 34 \leftarrow P 33+P 5$ | $i+1$ |
| $B E Q Z R 1$ | $B E Q Z P 34$ | $i+2$ |
| $R 1 \leftarrow R 4+R 5$ | $P 35 \leftarrow P 4+P 5$ | $i$ |
| $R 4 \leftarrow R 1+R 7$ | $P 36 \leftarrow P 35+P 7$ | $i+1$ |
| $R 1 \leftarrow R 6+R 8$ | $P 1 \leftarrow P 6+P 8$ | $j$ |
| $R 4 \leftarrow R 3+R 1$ | $P 33 \leftarrow P 3+P 1$ | $j+1$ |
| $R 1 \leftarrow R 5+R 9$ | $P 34 \leftarrow P 5+P 9$ | $j+2$ |

Width is assumed to be 4.
j depends on the \#stages between issue and commit.

## OOO Example



- Assume there are 36 physical registers and 32 logical registers, and width is 4
- Estimate the issue time, completion time, and commit time for the sample code


## Assumptions



- Perfect branch prediction, instruction fetch, caches
- ADD $\rightarrow$ dep has no stall; LD $\rightarrow$ dep has one stall
- An instr is placed in the IQ at the end of its $5^{\text {th }}$ stage, an instr takes 5 more stages after leaving the IQ (ld/st instrs take 6 more stages after leaving the IQ)


## OOO Example



Original code
ADD R1, R2, R3
LD R2, 8(R1)
ADD R2, R2, 8
ST R1, (R3)
SUB R1, R1, R5
LD R1, 8(R2)
ADD R1, R1, R2

## OOO Example



Original code ADD R1, R2, R3
LD R2, 8(R1)
ADD R2, R2, 8
ST R1, (R3)
SUB R1, R1, R5
LD R1, 8(R2) Must wait
ADD R1, R1, R2


Renamed code
ADD P33, P2, P3
LD P34, 8(P33)
ADD P35, P34, 8
ST P33, (P3)
SUB P36, P33, P5

## OOO Example



Original code ADD R1,R2,R3 ADD P33, P2, P3

ADD R2, R2, 8 ADD P35, P34, 8
ST R1, (R3) ST P33, (P3)
SUB R1, R1, R5 SUB P36, P33, P5
LD R1, 8(R2)
ADD R1,R1, R2

## OOO Example

$\square$

Original code
ADD R1, R2, R3
LD R2, 8(R1
ADD R2, R2, 8 ST R1, (R3)
SUB R1, R1, R5
LD R1, 8(R2)
ADD R1,R1, R2

Renamed code InQ Iss Comp Comm ADD P33, P2, P3 i i+1 i+6 i+6 LD P34, 8(P33) i i+2 i+8 i+8 ADD P35, P34, 8 i $\quad i+4$ i+9 $\quad i+9$ ST P33, (P3) i $\quad i+2$ i+8 $\quad i+9$ SUB P36, P33, P5 i+1 i+2 i+7 i+9

SUB P3G, P33, P5

## OOO Example



Original code ADD R1, R2, R3 LD R2, 8(R1)
ADD R2, R2, 8 ST R1, (R3)
SUB R1, R1, R5
LD R1, 8(R2)
ADD R1, R1, R2 ADD P2, P1, P35
Renamed code ADD P33, P2, P3 LD P34, 8(P33)
ADD P35, P34, 8
ST P33, (P3)
SUB P36, P33, P5

LD P1, 8(P35) $\quad i+7 \quad i+8 \quad i+14 \quad i+14$
ADD P2, P1, P35 i+9 i+10 i+15 i+15

## OOO Example



Original code
ADD R1,R2,R3
LD R2, 8(R1
ADD R2, R2, 8 ST R1, (R3)
SUB R1, R1, R5 LD R1, 8(R2)
ADD R1,R1,R2

Renamed code ADD P33, P2, P3 LD P34, 8(P33)
ADD P35, P34, 8 i i+4 i+9 i+9 P34 ST P33, (P3) i $\quad \mathrm{i}+2$ i+8 $\quad i+9$
SUB P36, P33, P5
LD P1, 8(P35) $\quad i+7$ i+8 $\quad i+14 \quad i+14$
ADD P2, P1, P35 i+9 i+10 i+15 i+15

P33
P36
P1

## Constraints Worth Remembering

- Don't exceed rename width, issue width, commit width
- Make notes about a register's previous mapping (so you can release it upon that instruction's commit)
- Stall when out of registers
- Delay instructions with data dependences
- Factor in 5/6 stages for completion, depending on instr type
- InQ and Commit columns must monotonically increase; Issue and Complete times can be ooo


## Additional Details

- When does the decode stage stall? When we either run out of registers, or ROB entries, or issue queue entries
- Issue width: the number of instructions handled by each stage in a cycle. High issue width $\rightarrow$ high peak ILP
- Window size: the number of in-flight instructions in the pipeline. Large window size $\rightarrow$ high ILP
- No more WAR and WAW hazards because of rename registers - must only worry about RAW hazards


## Branch Mispredict Recovery

- On a branch mispredict, must roll back the processor state: throw away IFQ contents, ROB/IQ contents after branch
- Committed map table is correct and need not be fixed
- The speculative map table needs to go back to an earlier state
- To facilitate this spec-map-table rollback, it is checkpointed at every branch


## Waking Up a Dependent

- In an in-order pipeline, an instruction leaves the decode stage when it is known that the inputs can be correctly received, not when the inputs are computed
- Similarly, an instruction leaves the issue queue before its inputs are known, i.e., wakeup is speculative based on the expected latency of the producer instruction


## Out-of-Order Loads/Stores

| Ld | $R 1 \leftarrow[R 2]$ |
| :---: | :--- |
| $L d$ | $R 3 \leftarrow[R 4]$ |
| St | $R 5 \rightarrow[R 6]$ |
| $L d$ | $R 7 \leftarrow[R 8]$ |
| $L d$ | $R 9 \leftarrow[R 10]$ |

What if the issue queue also had load/store instructions?
Can we continue executing instructions out-of-order?

## Memory Dependence Checking

| Ld | 0x abcdef |
| :---: | :---: |
| Ld |  |
| St |  |
| Ld |  |
| Ld | 0x abcdef |
| St | 0x abcd00 |
| Ld | 0x abc000 |
| Ld | 0x abcd00 |

- The issue queue checks for register dependences and executes instructions as soon as registers are ready
- Loads/stores access memory as well - must check for RAW, WAW, and WAR hazards for memory as well
- Hence, first check for register dependences to compute effective addresses; then check for memory dependences


## Memory Dependence Checking

| Ld | Ox abcdef |
| :---: | :---: |
| Ld |  |
| St |  |
| Ld |  |
| Ld | 0x abcdef |
| St | 0x abcd00 |
| Ld | 0x abc000 |
| Ld | Ox abcd00 |

- Load and store addresses are maintained in program order in the Load/Store Queue (LSQ)
- Loads can issue if they are guaranteed to not have true dependences with earlier stores
- Stores can issue only if we are ready to modify memory (can not recover if an earlier instr raises an exception) - happens at commit


## The Alpha 21264 Out-of-Order Implementation



## Problem 2

- Consider the following LSQ and when operands are available. Estimate when the address calculation and memory accesses happen for each Id/st. Assume no memory dependence prediction.

|  | Ad. Op | St. Op | Ad.Val | Ad.Ca | Mem.Acc |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD R1 ¢ [R2] | 3 |  | abcd |  |  |
| LD R3 $\leftarrow[R 4]$ | 6 |  | adde |  |  |
| ST R5 $\rightarrow$ [R6] | 4 | 7 | abba |  |  |
| LD R7 ¢ [R8] | 2 |  | abce |  |  |
| ST R9 $\rightarrow$ [R10] | 8 | 3 | abba |  |  |
| LD R11 $\leftarrow[R 12]$ | 1 |  | abba |  |  |

## Problem 2

- Consider the following LSQ and when operands are available. Estimate when the address calculation and memory accesses happen for each Id/st. Assume no memory dependence prediction.

|  |  | Ad. Op St. Op Ad.Val | Ad.Cal | Mem.Acc |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| LD | R1 $\leftarrow[R 2]$ | 3 |  | abcd | 4 | 5 |
| LD | R3 $\leftarrow[R 4]$ | 6 |  | adde | 7 | 8 |
| ST | R5 $\rightarrow[R 6]$ | 4 | 7 | abba | 5 | commit |
| LD $R 7 \leftarrow[R 8]$ | 2 |  | abce | 3 | 6 |  |
| ST | R9 $\rightarrow[R 10]$ | 8 | 3 | abba | 9 | commit |
| LD | R11 $\leftarrow[R 12]$ | 1 |  | abba | 2 | 10 |

## Problem 3

- Consider the following LSQ and when operands are available. Estimate when the address calculation and memory accesses happen for each Id/st. Assume no memory dependence prediction.

|  | Ad. Op St. Op Ad.Val Ad.Cal | Mem.Acc |  |  |  |
| :--- | :--- | :---: | :--- | :--- | :--- |
| LD | R1 $\leftarrow[R 2]$ | 3 |  | abcd |  |
| LD | R3 $\leftarrow[R 4]$ | 6 |  | adde |  |
| ST $R 5 \rightarrow[R 6]$ | 5 | 7 | abba |  |  |
| LD $R 7 \leftarrow[R 8]$ | 2 |  | abce |  |  |
| ST $R 9 \rightarrow[R 10]$ | 1 | 4 | abba |  |  |
| LD | R11 $\leftarrow[R 12]$ | 2 |  | abba |  |

## Problem 3

- Consider the following LSQ and when operands are available. Estimate when the address calculation and memory accesses happen for each Id/st. Assume no memory dependence prediction.

| LD R1 ¢ [R2] | 3 |  | abcd | 4 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD R3 $\leftarrow[R 4]$ | 6 |  | adde | 7 | 8 |
| ST R5 $\rightarrow$ [R6] | 5 | 7 | abba | 6 | commit |
| LD R7 ¢ [R8] | 2 |  | abce | 3 | 7 |
| ST R9 $\rightarrow$ [R10] | 1 | 4 | abba | 2 | commit |
| LD R11 $\leftarrow$ [R12] | 2 |  | abba | 3 | 5 |

## Problem 4

- Consider the following LSQ and when operands are available. Estimate when the address calculation and memory accesses happen for each Id/st. Assume memory dependence prediction.

|  | Ad. Op | St. Op | Ad.Val | Ad.Cal | Mem.Acc |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD R1 ¢ [R2] | 3 |  | abcd |  |  |
| LD R3 $\leftarrow[R 4]$ | 6 |  | adde |  |  |
| ST R5 $\rightarrow$ [R6] | 4 | 7 | abba |  |  |
| LD R7 ¢ [R8] | 2 |  | abce |  |  |
| ST R9 $\rightarrow$ [R10] | 8 | 3 | abba |  |  |
| LD R11 ¢ [R12] | 1 |  | abba |  |  |

## Problem 4

- Consider the following LSQ and when operands are available. Estimate when the address calculation and memory accesses happen for each Id/st. Assume memory dependence prediction.

|  | Ad. Op St. Op Ad.Val | Ad.Cal | Mem.Acc |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| LD | R1 $\leftarrow[R 2]$ | 3 |  | abcd | 4 | 5 |
| LD | R3 $\leftarrow[R 4]$ | 6 |  | adde | 7 | 8 |
| ST | R5 $\rightarrow[R 6]$ | 4 | 7 | abba | 5 | commit |
| LD $R 7 \leftarrow[R 8]$ | 2 |  | abce | 3 | 4 |  |
| ST | R9 $\rightarrow[R 10]$ | 8 | 3 | abba | 9 | commit |
| LD | R11 $\leftarrow[R 12]$ | 1 |  | abba | 2 | $3 / 10$ |

